Etaphase successfully demonstrates fabrication of HUDS in silicon CMOS chip

2012 October.
Etaphase is pleased to announce it’s completion of demonstration of implementation of nano-scale HUDS architecture in silicon-on-insulator CMOS.  This work confirms that optimized hyperuniform disordered structures can be implemented in silicon for photonic communications components using conventional industry-standard lithography techniques.